搜索

存储芯片

您现在的位置：首页 > 产品中心 > 存储芯片 > SPI NOR Flash

ZD25LD40BNIGR 4Mb

The ZD25LD40B is a serial interface Flash memory device designed for use in a wide variety of high-volume
consumer based applications in which program code is shadowed from Flash memory into embedded or
external RAM for execution. The flexible erase architecture of the device, with its page erase granularity it is
ideal for data storage as well, eliminating the need for additional data storage devices. The erase block sizes of the device have been optimized to meet the needs of today's code and data storage
applications. By optimizing the size of the erase blocks, the memory space can be used much more efficiently. Because certain code modules and data storage segments must reside by themselves in their own erase
regions, the wasted and unused memory space that occurs with large sectored and large block erase Flash
memory devices can be greatly reduced. This increased memory space efficiency allows additional code
routines and data storage segments to be added while still m

General
 Single 1.65V to 2.0Vsupply
-1.65V-2.0V for Read, Erase and Program Operations
 Industrial Temperature Range -40C to 85C
 Serial Peripheral Interface (SPI) Compatible:
-Mode 0 and Mode 3
 Single and Dual IO mode
-4M x 1 bit
-2M x 2bits
 Flexible Architecture for Code and Data Storage
-Uniform 256-byte
PageProgram
Uniform 256-byte
Page Erase
-Uniform 4K-byte
Sector Erase
-Uniform 32K/64K-byte Block Erase
-Full Chip Erase
1.2.Performance
 Fast read
-2 I/O
104MHz with 4 dummy cycles，equivalent to 208M
-1 I/O
104MHz with 8 dummy cycles
 Fast Program and Erase Speed
-1.3ms
Page program time
-10ms
Page erase time
-10ms
4K-byte sector erasetime
-10ms
32K-byte block erasetime
-10ms
64K-byte block erasetime
 Ultra Low Power Consumption
-0.1uA
Deep Power Down current
-9uA
Standby current
-0.6mA Active Read current at 33MHz
-1.8mA Active Program or Erase current
 High Reliability
-100,000 Program / Erase Cycles
-20-year Data Retention

Software features
 One Time Programmable (OTP) Security Register
-3*512-Byte Security Registers With OTP Lock
 Software Protection Mode
-TheBlockProtect(BP4,BP3,BP2,BP1,andBP0)bits definethesection ofthememoryarray that canbe
read but not change.
 128 bit unique ID for each device
 Program/Erase Suspend and Program/Erase Resume
 JEDEC Standard Manufacturer and Device ID Read Methodology
1.4.Hardware features
 Hardware Protection Mode
-Hardware Controlled Locking of Protected Sectors by WP Pin
 Industry Standard Green Package Options
-8-PACKAGE
SOP(150mil/208mil)
-8-PACKAGE
USON (3x2x0.55mm)
-8-PACKAGE
USON (3x2x0.50mm)
-8-PACKAGE
USON (1.5x1.5x0.55mm)